# **Development of an Algorithm for 16-Bit WTM**

<sup>1</sup>Sravanthi.kantamaneni, Asst Professor, <sup>2</sup>Dr.V.V.K.D.V.Prasad, Professor, <sup>3</sup>Veera Vasantha Rao.Battula, Asst. Professor


**Abstract:** Binary Multipliers plays an important role in digital circuits. There are many methods for generating a Simple binary multiplication and some of them are like Ripple carry array multipliers, Row adder tree multipliers, Partial product LUT multipliers, Wallace trees, Booth recoding etc.,. Our project mainly concentrates on 8x8 Wallace tree multiplier. It uses a famous Wallace tree structure which is an implementation of an adder tree designed for minimum propagation delay. Rather than completely adding the partial products in pairs like the ripple adder tree does, the Wallace tree sums up all the bits of the same weights in a merged tree. Usually full adders are used, so that 3 equally weighted bits are combined to produce two bits: one (the carry) with weight of n+1 and the other (the sum) with weight n. Each layer of the tree therefore reduces the number of vectors by a factor of 3:2. A conventional adder is used to combine these to obtain the final product. The benefits of the Wallace tree is that there are only  $O(\log n)$  reduction layers, and each layer has O(1) propagation delay. As making the partial products is O(1) and the final addition is  $O(\log n)$ , the multiplication is only  $O(\log n)$ , not much slower than addition (however, much more expensive in the gate count). Naively adding partial products with regular adders would require  $O(\log^2 n)$  time. Our project is to develop 8 x 8 Wallace tree multiplier using VHDL and will be simulated with the help of XILINX simulator and verified on Spartan-3E FPGA circuit board.

#### I. Introduction

Recent advancements in mobile computing and multimedia applications demand for high performance and low-power consuming VLSI (very large scale integrated circuit) Digital Signal Processing (DSP) systems. One of the most important components of DSP systems is a multiplier. Multiplication is basically shift and add operation. Usually in a DSP system, multiplier units consume large amount of power and cause most of the delay compared to other units like adders. Depending on size of the inputs (2 X 2 bit, 4 X 4, 8 X 8 etc.,) the number of steps a normal binary multiplier takes to compute the product increases drastically. Larger the steps of calculation larger will be the delay as well as the power consumption. Also area occupied by the multiplier on a FPGA (Field Programmable Gate Array) increases. Hence various algorithms have been developed in order to achieve lesser complexity in computation involving minimum calculation steps, which in turn can reduce delay, power and area constraints of multipliers.

#### The Wallace tree has three computation steps:

- 1. Generation of Partial products multiplying each bit of one binary input with every bit of the other binary input. If each input has **n**-bits the result of this step will give us  $\mathbf{n}^2$  number of binary bits called 'Partial products' distributed in **n**-rows and **2n**-columns. This step is very same as what we do to multiply two numbers by hand.
- 2. Reduction of partial products the partial products are to be added according to their place values (or 'weights') using half adders and full adders until only two rows of partial products are left.
- 3. Last stage addition remaining two rows will be added using a conventional adder to get final result of multiplication.





# Wallace tree multiplier reduction stages for 8X8 multiplication [1]

6	ener	ation	of the	Parti	al Pro	ducts		<b>a</b> 7	a6	a <sub>5</sub>	<b>a</b> 4	a3	<b>a</b> 2	<b>a</b> 1	<b>a</b> 0
								<b>b</b> 7	b6	b5	b4	b3	b2	<b>b</b> 1	b <sub>0</sub>
								a7b0	a6b0	a <sub>5</sub> b <sub>0</sub>	a4b0	a3b0	a2b0	a <sub>1</sub> b <sub>0</sub>	a0b0
							a <sub>7b1</sub>	a <sub>6</sub> b <sub>1</sub>	a5b1	a4b1	a3b1	a2b1	alpl	a0b1	
						a7b2	a <sub>6</sub> b <sub>2</sub>	a5b2	a4b2	a3b2	a2b2	alp <sup>5</sup>	a0b2		
					a7b3	a6b3	a5b3	a4b3	a3b3	a2b3	a1b3	a0b3			
				a7b4	a6b4	a5b4	a4b4	a3b4	a2b4	a1b4	a <sub>0</sub> b <sub>4</sub>				
			a7b5	a <sub>6</sub> b <sub>5</sub>	asbs	a4b5	a3b5	a2b5	alp2	a <sub>0</sub> b <sub>5</sub>					
		a7b6	a6b6	a <sub>5</sub> b <sub>6</sub>	a4b6	a3b6	a2b6	alpę	a0b6						
	<b>a</b> 7 <b>b</b> 7	a6b7	a5b7	<b>a</b> 4b7	a3b7	<b>a</b> 2 <b>b</b> 7	<b>a</b> 1 <b>b</b> 7	a0b7							
	Į.	Ũ	Ţ.	Į.	Ũ	Ũ	Ũ	Ũ	Ũ	Ţ.	Į.	Ţ,	<u>I</u> I	Û	Ţ.
2 1 5	214	<u>∫</u> 2 <sup>13</sup>	∏	211	∏ 2 <sup>10</sup>	,∏ 2 <sup>9</sup>	∏ 2 <sup>8</sup>	∏ 2 <sup>7</sup>	∬ 2 <sup>6</sup>	25	∏ 2 <sup>4</sup>	23		.∏ 2 <sup>1</sup>	J 20
5		$\int_{2^{13}}$		211	210	2 <sup>9</sup>	∬ 2 <sup>8</sup>	∬?	∏2 <sup>6</sup>	25	∏2 <sup>4</sup>	23			
5		tion st S <sub>13</sub>	age 1 S <sub>12</sub>	S <sub>11</sub>	S <sub>10</sub>	Sg	S <sub>8</sub>	<b>S</b> <sub>7</sub>	Ső	S <sub>5</sub>	S4	S3	S <sub>2</sub>	S1	1 20 S <sub>0</sub>
5	educ S <sub>14</sub>	tion st S <sub>13</sub> н	age 1 S <sub>12</sub> F1	S <sub>11</sub> F1	S <sub>10</sub> F1	S9 F1	S <sub>8</sub> F1	S <sub>7</sub> F1	S <sub>6</sub> F1	S5 F1	S4 F	S <sub>3</sub> F	S <sub>2</sub>		20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	S <sub>11</sub>	S <sub>10</sub> F1 S <sub>10</sub>	S9 F1 S9	S <sub>8</sub> F1 S <sub>8</sub>	S <sub>7</sub> F1 S <sub>7</sub>	S <sub>6</sub> F1 S <sub>6</sub>	S5 F1 S5	S4	S3		S1	20
5	educ S <sub>14</sub>	tion st S <sub>13</sub> н	age 1 S <sub>12</sub> F1	S <sub>11</sub> F1	S <sub>10</sub> F1	S9 F1	S <sub>8</sub> F1	S <sub>7</sub> F1	S <sub>6</sub> F1	S5 F1	S4 F	S <sub>3</sub> F	S <sub>2</sub>	S1	20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	S <sub>11</sub> F1 P4P7 C <sub>10</sub> F1	S <sub>10</sub> F1 S <sub>10</sub> H1 C <sub>9</sub> F1	S9 F1 S9 F2 P4P5	S <sub>8</sub> F1 S <sub>8</sub> F2 P1P 7	S7 F1 S7 F2 S7 H	$S_6$ F1 $S_6$ F2 $P_0P_6$	S <sub>5</sub> F1 S <sub>5</sub> F2 C <sub>4</sub> F	S <sub>4</sub> F C <sub>3</sub>	S <sub>3</sub> F C <sub>2</sub>	S <sub>2</sub>	S1	20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	$\begin{array}{c c} S_{11} \\ F1 \\ P_4 P_7 \\ \hline C_{10} \\ F1 \\ \hline C_{10} \\ \hline \end{array}$	S10 F1 S10 H1 C9 F1 C9	S9 F1 S9 F2	S <sub>8</sub> F1 S <sub>8</sub> F2 P1P 7 C7	S7 F1 S7 F2 S7 H C6	S <sub>6</sub> F1 S <sub>6</sub> F2 P <sub>0</sub> P <sub>6</sub> C <sub>5</sub>	$\begin{array}{c} S_5\\ F1\\ S_5\\ F2\\ C_4\\ F\\ C_4\end{array}$	S <sub>4</sub> F C <sub>3</sub> S <sub>4</sub>	S <sub>3</sub> F C <sub>2</sub>	S <sub>2</sub>	S1	20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	S <sub>11</sub> F1 P4P7 C <sub>10</sub> F1	S <sub>10</sub> F1 S <sub>10</sub> H1 C <sub>9</sub> F1	S9 F1 S9 F2 P4P5 P3P6	S <sub>8</sub> F1 S <sub>8</sub> F2 P1P 7 C7 F1	S7 F1 S7 F2 S7 H C6 F1	S <sub>6</sub> F1 S <sub>6</sub> F2 P <sub>0</sub> P <sub>6</sub> C <sub>5</sub> F1	S <sub>5</sub> F1 S <sub>5</sub> F2 C <sub>4</sub> F	S <sub>4</sub> F C <sub>3</sub> S <sub>4</sub>	S <sub>3</sub> F C <sub>2</sub>	S <sub>2</sub>	S1	20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	$\begin{array}{c c} S_{11} \\ F1 \\ P_4 P_7 \\ \hline C_{10} \\ F1 \\ \hline C_{10} \\ \hline \end{array}$	S10 F1 S10 H1 C9 F1 C9	S9 F1 S9 F2 P4P5	S <sub>8</sub> F1 S <sub>8</sub> F2 P <sub>1</sub> P 7 C <sub>7</sub> F1 C <sub>7</sub>	S7 F1 S7 F2 S7 H C6 F1 C6	$S_6$ F1 $S_6$ F2 $P_0P_6$ $C_5$ F1 $C_5$	$\begin{array}{c} S_5\\ F1\\ S_5\\ F2\\ C_4\\ F\\ C_4\end{array}$	S <sub>4</sub> F C <sub>3</sub> S <sub>4</sub>	S <sub>3</sub> F C <sub>2</sub>	S <sub>2</sub>	S1	20
5	educ S <sub>14</sub> C <sub>13</sub>	tion st S <sub>13</sub> H C <sub>12</sub>	age 1 S <sub>12</sub> F1 C <sub>11</sub>	$\begin{array}{c c} S_{11} \\ F1 \\ P_4 P_7 \\ \hline C_{10} \\ F1 \\ \hline C_{10} \\ \hline \end{array}$	S10 F1 S10 H1 C9 F1 C9	S9 F1 S9 F2 P4P5 P3P6	S <sub>8</sub> F1 S <sub>8</sub> F2 P1P 7 C7 F1	S7 F1 S7 F2 S7 H C6 F1	S <sub>6</sub> F1 S <sub>6</sub> F2 P <sub>0</sub> P <sub>6</sub> C <sub>5</sub> F1	$\begin{array}{c} S_5\\ F1\\ S_5\\ F2\\ C_4\\ F\\ C_4\end{array}$	S <sub>4</sub> F C <sub>3</sub> S <sub>4</sub>	S <sub>3</sub> F C <sub>2</sub>	S <sub>2</sub>	S1	20

R	educ	tion st	tage 2												
	M <sub>14</sub>	M <sub>13</sub>	M <sub>12</sub>	M <sub>11</sub>	M <sub>10</sub>	Mg	M <sub>8</sub>	M7	Mő	$M_5$	$M_4$	M3	M2	M <sub>1</sub>	M <sub>0</sub>
					Fl	F	Fl	F	F	F	F	F	H		
N	$M_7$	$M_7$	<b>M</b> <sub>7</sub>	$M_7$	C9	Mg	$M_8$	M <sub>7</sub>	Mő	C <sub>4</sub>	C3	C <sub>2</sub>			
1 4	F	F	F	F	F2	Hl	F2	н	Н	н	F	н			
					Cg	C <sub>8</sub>	C <sub>7</sub>	C <sub>6</sub>	C5	C4					
					F1	F2	F	F	F	F					
					C <sub>9</sub>	C <sub>8</sub>	<b>C</b> <sub>7</sub>	C <sub>6</sub>							
					Hl	F1	н	н							
					_										
Κ	K14	K <sub>13</sub>	K <sub>12</sub>	K <sub>11</sub>	K <sub>10</sub>	Kg	$K_8$	$K_7$	Kó	K5	$K_4$	K3	K2	K1	$K_0$
1	Н	н	н	н	F	F	F	F	F	F	н	н			
-5															
C	C <sub>13</sub>	C <sub>12</sub>	C <sub>11</sub>	$C_{10}$	C9	$C_8$	<b>C</b> <sub>7</sub>	C <sub>6</sub>	C5	$C_4$	C3				
-1	Н	н	н	F	F	F	F	F	F	н	н				
- 4															
H															
					C <sub>9</sub>	C <sub>8</sub>	C <sub>7</sub>	C <sub>6</sub>							
					HI	Fl	н	н							

216	215	214	213	212	211	210	2 <sup>9</sup>	28	27	26	25	24	23	22	21	20
0	Z15 H	Z14 H	Z13 H	Z12 H	Z11 H	Z10 F	Z9 F	Z8 F	Z7 F	Z6 H	Z5 H	Z4 H	Z3	Z2	Z1	Z 0
C16 H	C14 H	C13 H	C12 H	C11 H	C10 F	C9 F	C8 F	C7 F	C6 H	C5 H	C4 H	0	0	0	0	0
Į,	Ĵ Į	ļļ	ļļ	ļļ	ļ,	Û ĺ	ļ,	Ţ,	Ū.	Į,	ļ,	Ţ,	ļļ	ļļ	ļĮ	ļ
No need	R <sub>15</sub>	R <sub>14</sub>	R <sub>13</sub>	R <sub>12</sub>	R <sub>11</sub>	R <sub>10</sub>	Rg	R <sub>8</sub>	<b>R</b> <sub>7</sub>	R <sub>ð</sub>	R <sub>5</sub>	R4	R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>	R 0





Wallace tree reduction stages for 8 bit multiplication.

### **Improvements to the Algorithm:**

#### First stage:

It is evident that every multiplication in Wallace tree algorithm is done in three logical stages. They are the partial product generation, the reduction stages and the last stage addition using a conventional adder. If we recall the description for Partial product generation, the first step, we are doing it by use of AND gates. If two 8 bit numbers say A and B are to be multiplied, the algorithm starts at the least significant bits (LSBs) of A and B. LSB of B say  $b_0$  will be AND with all the eight bits of A from  $a_0$  to  $a_7$ . This gives us a single row of partial

s	Step1: Generation of the Partial Products								aő	a5	a4	a3	a <sub>2</sub>	al	a <sub>0</sub>
								<b>b</b> 7	bő	bş	b4	b3	b2	b1	b <sub>0</sub>
								a7b0	a <sub>6</sub> b <sub>0</sub>	a <sub>5</sub> b <sub>0</sub>	a4b0	a <sub>3</sub> b <sub>0</sub>	a2b0	a <sub>l</sub> b <sub>0</sub>	a0b0
							a <sub>7</sub> b <sub>1</sub>	a <sub>6</sub> b1	a <sub>5</sub> b <sub>1</sub>	a4b1	a3b1	a <sub>2</sub> b <sub>1</sub>	alp l	a <sub>0</sub> b1	
						a7b2	a <sub>6</sub> b <sub>2</sub>	a <sub>5</sub> b <sub>2</sub>	a4b2	a3b2	a <sub>2</sub> b <sub>2</sub>	a1b2	a0b2		1
					<b>a</b> 7 <b>b</b> 3	a6b3	<b>a</b> 5 <b>b</b> 3	a₄b₃	<b>a</b> 3 <b>b</b> 3	<b>a</b> 2 <b>b</b> 3	<i>a</i> <sub>1</sub> <i>b</i> <sub>3</sub>	a0b3		1	
				a7b4	a6b4	a5b4	a₄b₄	a3b4	a2b4	a1b4	a₀b₄		I		
			<b>a</b> 7 <b>b</b> 5	a6b5	<b>a</b> 5 <b>b</b> 5	a₄b5	<b>a</b> 3 <b>b</b> 5	<b>a</b> 2 <b>b</b> 5	<b>a</b> 1 <b>b</b> 5	<b>a</b> 0 <b>b</b> 5					
		a7b6	a6b6	a5b6	a₄b <sub>6</sub>	a3b6	a2b6	a1b6	a <sub>0</sub> b <sub>6</sub>		1				
	<b>a</b> 7 <b>b</b> 7	<b>a6b</b> 7	<b>a</b> 5 <b>b</b> 7	<b>a</b> 4b7	<b>a</b> 3 <b>b</b> 7	<b>a</b> 2 <b>b</b> 7	<b>a</b> 1 <b>b</b> 7	<b>a</b> 0 <b>b</b> 7		I					

products. The second row of PPs will be generated when all bits of A will be AND with  $b_1$ . Similarly, every row will be formed due to AND operations.

#### Rows of partial products of 8 bit multiplication

Every partial product of first row has  $b_0$ . Every second row element has  $b_1$ . Similarly every partial product of  $n^{th}$  row will have the common AND input  $b_{n-1}$ . So, we can write mathematically the first row as  $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* b_0$ . Any  $n^{th}$  row can be written as  $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* b_{n-1}$ .

We know that all the above bits are binary digits i.e. either 0 or 1. Hence two possibilities exist.

#### If $b_0 = 0$ :

Then the first row  $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* b_0$  will be equal to  $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* 0 = (0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0)$ 

#### If **b**<sub>0</sub>=1:

Then the first row  $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* b_0$  will be equal to

 $(a_7 a_6 a_5 a_4 a_3 a_2 a_1)^* 1 = (a_7 a_6 a_5 a_4 a_3 a_2 a_1) = A$ 

Hence any row will be equal to the Multiplicand A or it will be a row full of Zeros.

Keeping the above fact in mind we can use another way to generate partial products for our need without using  $n^2$  number of AND gates (n is the size of inputs). This method is given below. Any  $n^{th}$  row will be 0 or A based on the value of common input  $b_{n-1}$  of that row.

Row 'n' = 0, if  $b_{n-1}=0$ Row 'n' = A, if  $b_{n-1}=1$ 

Consider the following example to comprehend this new logic in a better way. Let A= 11111111 and B=10011011. A is multiplicand and B is multiplier as usual.

```
The rows of partial products for the multiplication A X B are:
Row 1 = b_0 AND (11111111) = 1 AND (11111111) =11111111 =A
Row 2 = b_1 AND (11111111) = 0 AND (11111111) =11111111 = A
Row 3 = b<sub>2</sub> AND (11111111) = 0 AND (11111111) =00000000 =0
Row 4 = b<sub>3</sub> AND (11111111) = 1 AND (11111111) =11111111 =A
Row 5 = b<sub>4</sub> AND (11111111) = 1 AND (11111111) =11111111 =A
Row 6 = b<sub>5</sub> AND (11111111) = 0 AND (11111111) =00000000 =0
Row 7 = b<sub>6</sub> AND (11111111) = 0 AND (11111111) =00000000 =0
Row 8 = b<sub>7</sub> AND (11111111) = 1 AND (11111111) =11111111 =A
(Or)
Simply we can write:
Row 1 = A since b0= 1
Row 2 = 0 since b1 = 0
Row 3 = 0 since b2 = 0
Row 4 = A since b3 = 1
Row 5 = A since b4=1
```

Row 6 = O since b5= 0Row 7 = O since b6= 0Row 8 = A since b7= 1Advantage:

# Advantage:

In case of previous method for a n-bit multiplier, the first stage will require a total of  $n^2$  number of AND gates. But with the new method the task of partial product generation will be done by just n number of steps instead of  $n^2$  steps. It is important to note that while describing the multiplier in VHDL code, each of the  $n^2$  AND operations have to be written manually. For a 32 bit- multiplier it requires 1024 steps to be written for simple AND operations. Instead, with the new modification, only 32 steps are to be written which will save a lot of energy and time to the design engineer during development of the code. So, we have adopted the latter method in designing the WTM system.


## **Representation of signals:**

As described in an algorithm, we have to use different variables to indicate the partial products in different levels of reduction stages. For example, we used a, b in first stage, then P0, P1 in the next and later S, C, M, N etc. in the figures of chapter 2. These variables are of our choice and we must make sure that PPs in different levels of reduction do not have the same representation. It means that designer has to make a note of which variables he is using in what stage of reduction, clearly and without confusion.

There is another sound drawback of representing variables (or 'signals' with respect to VHDL coding) using normal alphabets like A, B, M or N etc. Let us assume that we have come across a signal N2 while verifying the design. We cannot readily identify which reduction stage this signal N2 belongs to. We must go through the code once again form start and locate where N2 has its origin. Imagine a 32 bit multiplier which will have a very large number of such signals. To go through the code every other time to know about a signal, it is a tremendous burden for the designer. So, it is of high importance that we have a proper representation scheme for signals or variables. We must be able to identify from the name of a signal or variable several aspects. They are:

- 1. The reduction stage to which it belongs
- 2. The column or the weight of the partial product
- 3. Whether it is a SUM bit or CARRY bit
- 4. If more than one sum and carry bits are present in the column, then position of that bit in the column.

Family	Spartan 3E
Category	General purpose
Device Type	XC3S250E
Package Type	PQ 208: pin Plastic Quad Flat Pack (PQFP)
Speed Grade	-5: High Performance



### Scheme of representation of signals

To satisfy the above four requirements, we adopt the above representation scheme.

**Ri** reduction stage number 'i' ; Eg: R1, R2, R4 etc. **Sj** sum bit of column 'j+1'

**Cj** carry bit of column 'j+1' Weight of partial product =  $2^{j}$ 

 $\mathbf{k}$  place of the signal in the column.

If there are 4 sum bits in the column k takes the values of 1, 2, 3 and 4.

Always the sum bits are taken first and the carry bits are taken next to sums. Reverse will also give the same answer, but to avoid confusion sums are given first priority in any column. Let us consider a column having 4 sums and 3 carries. Let all the bits belong to column number 6 (j=5) of 3<sup>rd</sup> reduction stage. It will be represented as follows.

R3S5\_1 R3S5\_2 R3S5\_3 R3S5\_4 R3C5\_1 R3C5\_2 R3C5\_2 R3C5\_3

A column of signals of 3<sup>rd</sup> reduction stage, 5<sup>th</sup> column

### Designing, Synthesis and Results of WTM for the Spartan 3E family FPGA chip


			10	0.6	200	<u>.</u>
Current Simulation Time: 1000 ns		p ,	100 	2	200	300
🗖 😽 ə[7:0]	8	8200000000	X	810110000	81611111100	8101111110
🗖 😽 b[7:0]	8	800000000	х	8510010000	810101011	8000111011
🗖 😽 o[15:0]	1	160000000000000000000	Х	16%0110001100000000	1651010100001010100	16100011101000011
õ[] o[15]	0					
õ[] o[14]	1					
all o[13]	1					
all o[12]	0					
o[11] م	0					
o[10]	0					
<mark>9</mark> 1] 0[8]	1					
õ]] o[8]	1					
o[7]	0					
o[6] و	0					
<mark>č]</mark> ] 0[5]	0					
õ[] o[4]	0					
all 0[3]	0					

## Simulated output of WTM

#### **Maximum Combinational Path Delay**

S. No	Size of multiplier	Maximum combinational path delay (Nano seconds)						
1	4	10.426						
2	6	11.921						
3	8	13.924						
4.	10	14.775						
5.	12	14.798						
6.	14	16.168						
7.	16	16.476						


**Comparison of Multipliers w.r.t Delay (ns)** 




**Comparison of Multipliers in terms of Area** 



# **Comparison of Multipliers in terms of PDP**



# **Comparison of Multipliers in terms of ADP**



### Size of the multiplier Vs No. of reduction stages

S. No	Size of multiplier	No. of Reduction Stages	Including last stage		
1	4	3	4		
2	8	4	5		
3	16	6	7		

Parameter	Used	Available	Pre Layout Values (or) Ratio
Number Of Slices 96	371	2448	15%
Number of 4-input LUTs 178	647	4896	13%
Number Of Bonded Input 32	64	158	40%
Number Of Bonded Output 32	64	158	40%
Delay(ns)		16.4	476
<b>Slice Utilization Ratio</b>		1(	00
<b>BRAM Utilization Ratio</b>		1(	00

#### **Features of WTM**

## **Conclusion and Discussion**

It can be concluded that Wallace tree multiplier is superior in all respects like Delay, Area and speed. However array multiplier requires more power consumption and gives optimum number of components required, but it can provides a better delay. If we utilize this multiplier as a module of real time applications like FIR Filter ,it can pump up the Filtering action. Further the work can be extended for optimization of said multiplier to improve speed or to minimize the Power Consumption.

#### References

- [1]. C. S. Wallace, A Suggestion for a Fast Multiplier, IEEE Transactions on Electronic Computers, February 1964, EC-13:14–17.
- [2]. Vijaya Prakash A. M, Dr. MGR, K. S. Gurumurthy, A Novel VLSI Architecture for Low power FIR Filter, International Journal of Advanced Engineering & Application, January 2011, PP 218 - 224.
- [3]. Gary W. Bewick, Fast multiplication algorithms and implementation, The Department Of Electrical Engineering and The Committee on Graduate studies of STANFORD UNIVERSITY, February 1994. PP 8 16.
- [4]. J. Bhasker, AVHDL Primer, Third Edition, Pearson Education, 2007, PP-21 to 50, 88 to 101
- [5]. John F. Wakerly, Digital Design Principle and Practices, fourth edition, Prentice Hall Pearson Education, 2009, PP 235-250, PP 786-795
- [6]. http://en.wikipedia.org/wiki/Wallace\_tree, http://en.wikipedia.org/wiki/FPGA.
- [7]. Multiplication in FPGA's "The performance FPGA DESIGN specialist"